



REPLACEMENT SHEET

1/27

10




FIG. 1
(Prior Art)

20




FIG. 2
(Prior Art)

30




FIG. 3

REPLACEMENT SHEET

2/27




FIG. 4

REPLACEMENT SHEET

3/27




FIG. 5A




FIG. 5B




FIG. 5C

REPLACEMENT SHEET

4/27




FIG. 5D




FIG. 5E

REPLACEMENT SHEET

5/27




FIG. 5F




FIG. 6

REPLACEMENT SHEET

6/27




FIG. 7

REPLACEMENT SHEET

7/27




FIG. 8

REPLACEMENT SHEET

8/27




FIG. 9

REPLACEMENT SHEET

9/27




FIG. 10

REPLACEMENT SHEET

10/27




FIG. 11

REPLACEMENT SHEET

11/27




FIG. 12A




FIG. 12B

REPLACEMENT SHEET

12/27




FIG. 12C




FIG. 13

REPLACEMENT SHEET

13/27




FIG. 14

REPLACEMENT SHEET

14/27




FIG. 15

REPLACEMENT SHEET

15/27




FIG. 16

REPLACEMENT SHEET

16/27




FIG. 17

REPLACEMENT SHEET

17/27




FIG. 18

REPLACEMENT SHEET

18/27




FIG. 19

REPLACEMENT SHEET

19/27

162

MOSCAP Tunneling Junction




FIG. 20

164

pFET Tunneling Junction




FIG. 21

The circuit diagram shows a differential pair of NMOS transistors, labeled 166 and 168, enclosed in a dashed box 172. The gates of transistors 166 and 168 are connected to input signals HV_fg0 and HV_fg1, respectively. The sources of both transistors are connected to a common source node, which is connected to ground through a PMOS transistor 169. The gates of transistors 166 and 168 are also connected to a common gate node, which is connected to V_{dd} through a PMOS transistor 170. The parameters for the NMOS transistors are given as $L = 1\mu$ and $W = 1\mu$ for transistor 166, and $L = 10\mu$ and $W = 10\mu$ for transistor 168. The PMOS transistors 169 and 170 are connected to V_{dd} and their gates are connected to a common gate node, which is also connected to the sources of transistors 166 and 168. The output of the differential pair is taken from the drains of transistors 166 and 168, which are connected to a common drain node, which is connected to ground through a PMOS transistor 171.

FIG. 22

FIG. 23

REPLACEMENT SHEET

22/27




FIG. 24

REPLACEMENT SHEET

23/27




FIG. 25

REPLACEMENT SHEET

24/27




FIG. 26

REPLACEMENT SHEET

25/27




FIG. 27

REPLACEMENT SHEET

26/27




FIG. 28

REPLACEMENT SHEET

27/27




FIG. 29A




FIG. 29B